Skip to content

This website works best using cookies which are currently disabled.Cookie policy  Allow cookies
JobServe
 

Job Application

 
 
 

Please answer the following questions in order to process your application.

 
 
Email Address *
 
Select your working status in the UK *
 
 
 
File Attachments:
(2MB file maximum. doc, docx, pdf, rtf or txt files only)
 
Attach a CV * 
 
Optional covering letter 
OR
Clear covering letter
 
 
 * denotes required field
 
 
 
Additional Information:
 
First Name
 
Last Name
 
Address
 
Country
 
Home Telephone
 
Mobile/Cell
 
Availability/Notice
 
Hourly Rate GBP
 
Approximately how far are you willing to travel to work (in miles) ?
 
 
 

Key Privacy Information

When you apply for a job, JobServe will collect the information you provide in the application and disclose it to the advertiser of the job.

If the advertiser wishes to contact you they have agreed to use your information following data protection law.

JobServe will keep a copy of the application for 90 days.

More information about our Privacy Policy.

 

Job Details

 

FGPA Design & Verification Engineer (Contract)

Location: Cambridgeshire Country: UK Rate: £500 - £600 per day
 

FGPA Engineer - Design & Verification

Hybrid - 2 days onsite per week

£500 - £600 per day inside IR35

6 months

My client is looking for an experienced FPGA Design & Verification Engineer to join their skilled projects team working on Embedded IP and system design.

You'll be responsible for translating FPGA architecture specifications into RTL designs, backed by robust verification environments to uphold fidelity to specifications.

Integrating your designs into SoC and reference designs, followed by rigorous system-level testing before deployment to our prototyping teams.

Skills required:

  • Recent hands-on experience with RTL design using (System-)Verilog, coupled with a solid grasp of FPGA device architecture.
  • Proficiency in RTL Verification, encompassing both unit and system levels, leveraging SystemVerilog with a knack for crafting System Verilog Assertions (SVA) checks and coverage metrics.
  • Command over UNIX/Linux environments and Scripting languages like Python, Tcl, Make, and bash, essential for thriving in our collaborative development ecosystem.
  • Previous encounters with ASIC or FPGA synthesis tools, along with familiarity with data formats such as YAML and JSON, are definite pluses.
  • A penchant for structured problem-solving coupled with a creative flair.


Posted Date: 30 Apr 2024 Reference: JS-105161 Employment Business: Trust In Soda Contact: Katie Southward